

08-30-00
Case Docket No. US 000219

COMMISSIONER FOR PATENTS, Washington, D.C. 20231

Enclosed for filing is the patent application of Inventor(s):
CORNELIS VAN ZON

For: SYSTEM AND METHOD FOR DYNAMIC ADAPTIVE DECODING OF SCALABLE VIDEO TO BALANCE CPU LOAD

A
JC900 U.S. PTO
09/650200
08/29/00

ENCLOSED ARE:

- Associate Power of Attorney;
- Information Disclosure Statement, Form PTO-1449 and copies of documents listed therein;
- Preliminary Amendment;
- Specification (28 Pages of Specification, Claims, & Abstract);
- Declaration and Power of Attorney:
(2 Pages of a [X]fully executed []unsigned Declaration);
- Drawing (5 sheets of [X]informal []formal sheets);
- Certified copy of application Serial No. ;
- Other: AUTHORIZATION PURSUANT TO 37 CFR 1.136(a)(3);
- Assignment to PHILIPS ELECTRONICS NORTH AMERICA CORPORATION.

FEE COMPUTATION

CLAIMS AS FILED				
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE -
Total Claims	21- 20 = 1		X \$18 =	18.00
Independent Claims	3 - 3 = 0		X \$78 =	0.00
Multiple Dependent Claims, if any			\$260 =	0.00
TOTAL FILING FEE			=	\$708.00

Please charge Deposit Account No. 14-1270 in the amount of the total filing fee indicated above, plus any deficiencies. The Commissioner is also hereby authorized to charge any other fees which may be required, except the issue fee, or credit any overpayment to Account No. 14-1270.

[] Amend the specification by inserting before the first line the sentence: This is a continuation-in-part of application Serial No. , filed .



RUSSELL GROSS, Reg. No. 40,007
Attorney
(914) 333-9631

CERTIFICATE OF MAILING

Express Mail Mailing Label No. EL458218135

Date of Deposit 8/29/00

I hereby certify that this paper and fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner for Patents, Washington, D.C. 20231


Name Steven Witte


Signature Steven Witte

Send correspondence and papers to: Corporate Patent Counsel
U.S. Philips Corporation, 580 White Plains Road, Tarrytown, New York 10591

SYSTEM AND METHOD FOR DYNAMIC ADAPTIVE DECODING
OF SCALABLE VIDEO TO BALANCE CPU LOAD

TECHNICAL FIELD OF THE INVENTION

5

The present invention is directed, in general, to video decoders and, more specifically, to a video decoder that dynamically adapts the workload of a central processing unit (CPU) that decodes a scalable video data stream.

BACKGROUND OF THE INVENTION

Real-time streaming of multimedia content over data networks, including the Internet, has become an increasingly common application in recent years. A wide range of interactive and non-interactive multimedia applications, such as news-on-demand, live network television viewing, video conferencing, among others, rely on end-to-end streaming video techniques. Unlike a "downloaded" video file, which may be retrieved first in "non-real" time and viewed or played back later in "real" time, streaming video applications require a video transmitter that encodes and transmits a video signal over a data network to a video receiver, which must decode and display the video signal in real time.

Scalable video coding is a desirable feature for many multimedia applications and services that are used in systems employing decoders with a wide range of processing power. 5 Scalability allows processors with low computational power to decode only a subset of the scalable video stream. Another use of scalable video is in environments with a variable transmission bandwidth. In those environments, receivers with low-access bandwidth receive, and consequently decode, only a subset of the scalable video stream, where the amount of that subset is proportional to the available bandwidth.

Several video scalability approaches have been adopted by lead video compression standards, such as MPEG-2 and MPEG-4. Temporal, spatial and quality (e.g., signal-noise ratio (SNR)) scalability types have been defined in these standards. All of these 15 approaches consist of a base layer (BL) and an enhancement layer (EL). The base layer part of the scalable video stream represents, in general, the minimum amount of data needed for decoding that stream. The enhanced layer part of the stream represents additional information, and therefore enhances the video signal 20 representation when decoded by the receiver.

For example, in a variable bandwidth system, such as the Internet, the base layer transmission rate may be established at

the minimum guaranteed transmission rate of the variable bandwidth system. Hence, if a subscriber has a minimum guaranteed bandwidth of 256 kbps, the base layer rate may be established at 256 kbps also. If the actual available bandwidth is 384 kbps, the extra 128
5 kbps of bandwidth may be used by the enhancement layer to improve on the basic signal transmitted at the base layer rate.

For each type of video scalability, a certain scalability structure is identified. The scalability structure defines the relationship among the pictures of the base layer and the pictures of the enhanced layer. One class of scalability is fine-granular scalability. Images coded with this type of scalability can be decoded progressively. In other words, the decoder may decode and display the image with only a subset of the data used for coding that image. As more data is received, the quality of the decoded
15 image is progressively enhanced until the complete information is received, decoded, and displayed.

The proposed MPEG-4 standard is directed to video streaming applications based on very low bit rate coding, such as video-phone, mobile multimedia/ audio-visual communications, multimedia
20 e-mail, remote sensing, interactive games, and the like. Within the MPEG-4 standard, fine-granular scalability (FGS) has been recognized as an essential technique for networked video

distribution. FGS primarily targets applications where video is streamed over heterogeneous networks in real-time. It provides bandwidth adaptivity by encoding content once for a range of bit rates, and enabling the video transmission server to change the 5 transmission rate dynamically without in-depth knowledge or parsing of the video bit stream.

During the decoding of scalable video, such as MPEG 2 or MPEG 4 video, the activity of the central processing unit (CPU) that decodes the video bit stream can vary widely over time. The CPU load varies because the decompression process depends on source type (video or film), video content (level of motion, level of detail), and frame type (I, B, P). A film source generally requires a greater amount of processing power than an original video source due to the larger size and greater aspect ratio of film. An I-frame (or image frame), which contains the entire bit image of a single frame of video, generally requires the greatest amount of processing power. A P-frame (or predicted frame), which contains the differences between the current frame and the next frame, generally requires the least amount of processing power. A 20 B-frame (or bidirectional frame), which tracks all of the changes since the previous I frame, generally requires greater processing power than a P-frame but less than an I-frame.

If a single CPU is executing a software scalable video decoder, such a software MPEG decoder, in real time concurrently with other programs, such as a digital signal processing application, then the wide variations in CPU load caused by the 5 video decoding operation can detrimentally impact the performance of the CPU. The set of concurrent programs executed by the CPU must be time-multiplexed while meeting the real-time requirements of the scalable video decoding operation. The scheduling of the individual programs (or tasks) is generally under the control of a real-time operating system. However, task scheduling becomes a very complex operation when the CPU load (i.e., CPU cycles, memory bandwidth, and the like) of the tasks varies significantly with time. Task scheduling typically reserves for each task the CPU resources necessary for the peak requirements of each task. This 15 leads to inefficiencies when one of the tasks is a video decoding operation, because of the large differences between the peak requirements and the average requirements of the video decoding operation. This difference is simply wasted during periods of relatively low CPU activity.

20 Therefore, there is a need in the art for improved decoders and decoding techniques for use in streaming video systems. In particular, there is a need for systems and methods for balancing

the load on a central processing unit during the decoding of a scalable video signal. More particularly, there is a need for systems and methods capable of dynamically adjusting or varying the level of decoding of a scalable video signal, such as a scalable 5 MPEG signal, in order to reduce the variations in the CPU load.

SUMMARY OF THE INVENTION

To address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide, for use 5 with a scalable video decoder capable of decoding an incoming scalable video bit stream and generating a baseband video signal, an apparatus for controlling a processing load of the scalable video decoder. According to an advantageous embodiment of the present invention, the apparatus comprises: 1) an analyzer circuit capable of measuring at least one characteristic of the incoming scalable video bit stream and generating at least one video parameter associated with the at least one characteristic; and 2) a processor load controller capable of receiving the at least one video parameter and, in response thereto, controlling a level of decoding of the incoming scalable video bit stream performed by the scalable video decoder.

According to one embodiment of the present invention, the at least one video parameter indicates a level of motion of frames in the incoming scalable video bit stream.

20 According to another embodiment of the present invention, the at least one video parameter indicates a level of detail of frames in the incoming scalable video bit stream.

According to still another embodiment of the present invention, the processor load controller is further capable of receiving a frame type parameter associated with a first frame in the incoming scalable video bit stream.

5 According to yet another embodiment of the present invention, the frame type parameter comprises at least one of an I-frame parameter, a B-frame parameter, and a P-frame parameter.

10 According to a further embodiment of the present invention, the processor load controller is further capable of receiving a source type parameter associated with the first frame in the incoming scalable video bit stream.

15 According to a still further embodiment of the present invention, the source type parameter indicates whether the incoming scalable video bit stream is one of a video bit stream and a film bit stream.

According to a yet further embodiment of the present invention, the processor load controller generates at least one scale factor capable of controlling a level of decoding performed by the scalable video decoder.

20 The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the

invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they may readily use the conception and the 5 specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.

10
15
20

Before undertaking the DETAILED DESCRIPTION, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms "include" and "comprise," as well as derivatives thereof, mean inclusion without limitation; the term "or," is inclusive, meaning and/or; the phrases "associated with" and "associated therewith," as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like; and the term "controller" means any device, system or part thereof that controls at least one operation, such a device may be implemented in hardware, firmware

or software, or some combination of at least two of the same. It should be noted that the functionality associated with any particular controller may be centralized or distributed, whether locally or remotely. Definitions for certain words and phrases are provided throughout this patent document, those of ordinary skill in the art should understand that in many, if not most instances, such definitions apply to prior, as well as future uses of such defined words and phrases.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following 5 descriptions taken in conjunction with the accompanying drawings, wherein like numbers designate like objects, and in which:

FIGURE 1 illustrates an end-to-end transmission of streaming video from a streaming video transmitter through a data network to a streaming video receiver according to one embodiment of the 10 present invention;

FIGURE 2 is a time domain representation of the load on a central processing unit decoding a video signal in a conventional streaming video receiver according to the prior art;

FIGURE 3 is a time domain representation of the load on a central processing unit decoding a video signal in the streaming video receiver in FIGURE 1 according to one embodiment of the 15 present invention;

FIGURE 4 illustrates a variable CPU load video decoder according to one embodiment of the present invention; and

20 FIGURE 5 is a flow diagram illustrating the operation of a variable CPU load video decoder according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIGURES 1 through 5, discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any suitably arranged scalable MPEG video decoder.

FIGURE 1 illustrates an end-to-end transmission of streaming video from streaming video transmitter 110 through data network 120 to streaming video receiver 130, according to one embodiment of the present invention. Depending on the application, streaming video transmitter 110 may be any one of a wide variety of sources of video frames, including a data network server, a television station transmitter, a cable network, a desktop personal computer (PC), or the like.

Streaming video transmitter 110 comprises video frame source 112, video encoder 114, storage 115, and encoder buffer 116. Video frame source 112 may be any device capable of generating a sequence of uncompressed video frames, including a television antenna and receiver unit, a video cassette player, a video camera,

a disk storage device capable of storing a "raw" video clip, and the like. The uncompressed video frames enter video encoder 114 at a given picture rate (or "streaming rate") and are compressed according to any known compression algorithm or device, such as an 5 MPEG-2 or MPEG-4 encoder. Video encoder 114 then transmits the compressed video frames to encoder buffer 116 for buffering in preparation for transmission across data network 120.

10 Data network 120 may be any suitable network and may include portions of both public data networks, such as the Internet, and private data networks, such as an enterprise-owned local area network (LAN) or wide area network (WAN). For television broadcast applications and wireless LANs, data network 120 represents the wireless transmission channels through which the encoded data is transmitted. In such applications, encoder buffer 116 may further comprise radio frequency (RF) transceiver circuitry capable of up-converting the baseband compressed video signal to an RF signal.
15

Streaming video receiver 130 comprises decoder buffer 132, variable CPU load video decoder 134, storage 135, and video display 136. Depending on the application, streaming video receiver may be any one of a wide variety of receivers of video frames, including a television receiver, a desktop personal computer (PC), a video cassette recorder (VCR), or the like.
20

Decoder buffer 132 receives and stores streaming compressed video frames from data network 120. In wireless applications, such as television and wireless LANs, decoder buffer 132 may further comprise radio frequency (RF) transceiver circuitry capable of down-converting the RF signal received from the wireless transmission channel (i.e., data network 120) to a baseband compressed video signal, which is then stored in decoder buffer 132.

Decoder buffer 132 then transmits the compressed video frames to variable CPU load video decoder 134 as required. Variable CPU load video decoder 134 decompresses the video frames at the same rate (ideally) at which the video frames were compressed by video encoder 114. Variable CPU load video decoder 134 sends the decompressed frames to video display 136 for play-back on the screen of video display 134.

In an advantageous embodiment of the present invention, video encoder 114 may be implemented as a software program executed by a conventional data processor, such as a standard MPEG encoder. In such an implementation, video encoder 114 may comprise a plurality 20 of computer executable instructions stored in storage 115.

Storage 115 may comprise any type of computer storage medium, including a fixed magnetic disk, a removable magnetic disk, a CD-

ROM, magnetic tape, video disk, and the like. Furthermore, in an advantageous embodiment of the present invention, variable CPU load video decoder 134 also may be implemented as a software program executed by a conventional data processor, such as a standard MPEG decoder. In such an implementation, variable CPU load video decoder 134 may comprise a plurality of computer executable instructions stored in storage 135. Storage 135 also may comprise any type of computer storage medium, including a fixed magnetic disk, a removable magnetic disk, a CD-ROM, magnetic tape, video disk, and the like.

FIGURE 2 is a time domain representation of the load on a central processing unit decoding a video signal in a conventional streaming video receiver according to the prior art. As FIGURE 2 shows, the video decoding of each field of the video signal consumes between a minimum (min) level of about 20% of the CPU time and a maximum (max) level of about 65% of the CPU time. As noted above, in a single CPU system executing a video decoder program concurrently with other programs, these wide variations in CPU load may detrimentally impact the performance of the CPU. The task scheduling must reserve for the video decoder program about 65% of the CPU resources to meet the peak requirements of the video decoding operations. However, the video decoding program only uses

all 65% of the allocated resources for relatively brief periods of time.

The present invention increases the performance of the CPU by dynamically adjusting the amount of processing power allocated to 5 the video decoding application. To accomplish this, a dynamically adjustable video decoder according of the principles of the present invention allows graceful degradation of the video image during peak CPU load periods. This creates a trade-off between CPU resource requirements and output image quality.

FIGURE 3 is a time domain representation of the load on a central processing unit decoding a video signal in the streaming video receiver in FIGURE 1 according to one embodiment of the present invention. As FIGURE 3 shows, the video decoding of each field of the video signal is controlled in such a way that the CPU 15 load is approximately constant over time. Thus, the quantity ($\max_{\text{new}} - \min_{\text{new}}$) in FIGURE 3 is much less than the corresponding quantity ($\max - \min$) in FIGURE 2. Additionally, the new average CPU load $(\max_{\text{new}} - \min_{\text{new}})/2$ is lower than the original peak load (i.e., \max in FIGURE 2).

FIGURE 4 illustrates variable CPU load video decoder 134 according to one embodiment of the present invention. Variable CPU 20 load video decoder 134 comprises scalable video decoder 410, bit

stream analyzer 420, processor work load controller 430, and memory 440, which stores work load algorithm 445, among other things. The different components of variable CPU load video decoder 134 may be implemented in hardware or software, or in a combination of hardware and software. For example, in one embodiment of the present invention, scalable video decoder 410 may be a software MPEG decoder executed by a data processor, and bit analyzer 420 and processor work load controller 430 may be separate routines executed by the data processor.

Bit stream analyzer 420 measures the video contents directly from the encoded bit stream and transmits data values to processor work load controller 430 indicating the instantaneous level of motion and detail in the incoming bit stream from decoder buffer 132. Based on that information, together with the current frame type (I, B, or P) and source type as indicated by scalable video decoder 410, processor work load controller 430 generates scale factors that are transmitted to scalable video decoder 410.

The scale factors control the amount of decoding of the image data that scalable video decoder 410 does in order to level out peaks in the CPU workload. The strategy for translating the image characteristics (i.e., level motion, level of detail, source type) into scale factors that result in acceptable image quality is

determined by work load algorithm 445. In an advantageous embodiment of the present invention, work load algorithm 445 is modifiable by the user.

FIGURE 5 depicts flow diagram 500, which illustrates the 5 operation of variable CPU load video decoder 134 according to one embodiment of the present invention. Bit stream analyzer 420 receives an incoming video bit stream from decoder buffer 132 and determine the level of motion and level of detail on a frame-by-frame basis (i.e., instantaneous). As the same time, scalable video decoder 410 receives the video bit stream and determines the frame and source types (process step 505). Next, processor work load controller 430 receives the video parameters from scalable video decoder 410 and bit stream analyzer 420 and determines scale factors for controlling the processing work load of scalable video decoder 410 according to work load algorithm 445 (process step 510). In response to the scale factors received from processor work load controller 430, scalable video controller 410 reduces the level of decoding during frames having a high level of motion and/or detail. Scalable video controller 410 also increases 20 the level of decoding during frames having a low level of motion and/or detail (process step 515).

Although the present invention has been described in detail,
those skilled in the art should understand that they can make
various changes, substitutions and alterations herein without
departing from the spirit and scope of the invention in its
5 broadest form.

RECORDED IN U.S. PATENT AND TRADEMARK OFFICE

WHAT IS CLAIMED IS:

1 1. For use with a scalable video decoder capable of decoding
2 an incoming scalable video bit stream and generating a baseband
3 video signal, an apparatus for controlling a processing load of
4 said scalable video decoder comprising:

5 an analyzer circuit capable of measuring at least one
6 characteristic of said incoming scalable video bit stream and
7 generating at least one video parameter associated with said at
8 least one characteristic; and

9 a processor load controller capable of receiving said at
10 least one video parameter and, in response thereto, controlling a
11 level of decoding of said incoming scalable video bit stream
12 performed by said scalable video decoder.

1 2. The apparatus as set forth in Claim 1 wherein said at
2 least one video parameter indicates a level of motion of frames in
3 said incoming scalable video bit stream.

1 3. The apparatus as set forth in Claim 1 wherein said
2 wherein said at least one video parameter indicates a level of
3 detail of frames in said incoming scalable video bit stream.

1 4. The apparatus as set forth in Claim 1 wherein said
2 processor load controller is further capable of receiving a frame
3 type parameter associated with a first frame in said incoming
scalable video bit stream.

1 5. The apparatus as set forth in Claim 4 wherein said frame
type parameter comprises at least one of an I-frame parameter, a B-
frame parameter, and a P-frame parameter.

1 6. The apparatus as set forth in Claim 5 wherein said
2 processor load controller is further capable of receiving a source
3 type parameter associated with said first frame in said incoming
4 scalable video bit stream.

1 7. The apparatus as set forth in Claim 6 wherein said source
2 type parameter indicates whether said incoming scalable video bit
3 stream is one of a video bit stream and a film bit stream.

1 8. The apparatus as set forth in Claim 1 wherein said
2 processor load controller generates at least one scale factor
3 capable of controlling a level of decoding performed by said
4 scalable video decoder.

SEARCHED INDEXED
SERIALIZED FILED

1 9. A video processing system comprising:

2 a buffer capable of receiving and storing an incoming
3 scalable video bit stream;

4 a scalable video decoder capable of decoding an incoming
5 scalable video bit stream and generating a baseband video signal,
6 said scalable video decoder comprising:

7 an apparatus for controlling a processing load of
8 said scalable video decoder comprising:

9 an analyzer circuit capable of measuring at least
10 one characteristic of said incoming scalable video bit stream
11 and generating at least one video parameter associated with
12 said at least one characteristic; and

13 a processor load controller capable of receiving
14 said at least one video parameter and, in response thereto,
15 controlling a level of decoding of said incoming scalable
16 video bit stream performed by said scalable video decoder; and

17 a display coupled to said scalable video decoder capable
18 of displaying said baseband video signal.

1 10. The video processing system as set forth in Claim 9
2 wherein said at least one video parameter indicates a level of
3 motion of frames in said incoming scalable video bit stream.

1 11. The video processing system as set forth in Claim 9
2 wherein said wherein said at least one video parameter indicates a
3 level of detail of frames in said incoming scalable video bit
4 stream.

1 12. The video processing system as set forth in Claim 9
2 wherein said processor load controller is further capable of
receiving a frame type parameter associated with a first frame in
said incoming scalable video bit stream.

1 13. The video processing system as set forth in Claim 12
2 wherein said frame type parameter comprises at least one of an I-
frame parameter, a B-frame parameter, and a P-frame parameter.

1 14. The video processing system as set forth in Claim 13
2 wherein said processor load controller is further capable of
3 receiving a source type parameter associated with said first frame
4 in said incoming scalable video bit stream.

1 15. The video processing system as set forth in Claim 14
2 wherein said source type parameter indicates whether said incoming
3 scalable video bit stream is one of a video bit stream and a film
4 bit stream

1 16. The video processing system as set forth in Claim 9
2 wherein said processor load controller generates at least one scale
3 factor capable of controlling a level of decoding performed by said
4 scalable video decoder.

1 17. For use with a scalable video decoder capable of decoding
2 an incoming scalable video bit stream and generating a baseband
3 video signal, a method for controlling a processing load of the
4 scalable video decoder comprising the steps of:

5 measuring at least one characteristic of the incoming
6 scalable video bit stream;

7 generating at least one video parameter associated with
8 the at least one characteristic;

9 10 in response to a value of the at least one video
11 parameter controlling a level of decoding of the incoming scalable
12 video bit stream performed by the scalable video decoder.

13 14 15 16 17. The method as set forth in Claim 17 wherein the at least
one video parameter indicates a level of motion of frames in the
incoming scalable video bit stream.

18 19. The method as set forth in Claim 17 wherein the wherein
the at least one video parameter indicates a level of detail of
frames in the incoming scalable video bit stream.

1 20. The method as set forth in Claim 17 further comprising
2 the steps of:

3 determining a frame type parameter associated with a
4 first frame in the incoming scalable video bit stream;

5 in response to a value of the at least one frame type
6 parameter, controlling a level of decoding of the incoming scalable
7 video bit stream performed by the scalable video decoder.

21. The method as set forth in Claim 20 wherein the frame type parameter comprises at least one of an I-frame parameter, a B-frame parameter, and a P-frame parameter.

SYSTEM AND METHOD FOR DYNAMIC ADAPTIVE DECODING
OF SCALABLE VIDEO TO BALANCE CPU LOAD

ABSTRACT OF THE DISCLOSURE

5

There is disclosed an apparatus for controlling the processing load of a scalable video decoder that decodes an incoming scalable video bit stream and generates a baseband video signal. The apparatus comprises: 1) an analyzer circuit for measuring at least one characteristic of the incoming scalable video bit stream and generating at least one video parameter associated with the at least one characteristic; and 2) a processor load controller for receiving the at least one video parameter and, in response thereto, controlling a level of decoding of the incoming scalable video bit stream performed by the scalable video decoder.

PHA701004
SHEET 1 OF 5




FIGURE 1

PHA701004
SHEET 2 OF 5




FIGURE 2

PHA701004
SHEET 3 OF 5




FIGURE 3

PHA701004
SHEET 4 OF 5




FIGURE 4

PHA701004
SHEET 5 OF 5




FIGURE 5

DECLARATION and POWER OF ATTORNEY

Attorney's Docket No. 701004

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "SYSTEM AND METHOD FOR DYNAMIC ADAPTIVE DECODING OF SCALABLE VIDEO TO BALANCE CPU LOAD" the specification of which (check one)

is attached hereto.

____ was filed on _____ as Application Serial No. _____ and was amended on _____
(if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by the amendment(s) referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulation, • 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, • 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

COUNTRY	APPLICATION NUMBER	DATE OF FILING (DAY, MONTH, YEAR)	PRIORITY CLAIMED UNDER 35 U.S.C. 119

I hereby claim the benefit under Title 35, United States Code, • 120 of any United States application (s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35 United States Code, • 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, • 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

PRIOR UNITED STATES APPLICATION(S)

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (PATENTED, PENDING, ABANDONED)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Algy Tamoshunas, Reg. No. 27,677

Jack E. Haken, Reg. No. 26,902

SEND CORRESPONDENCE TO: Corporate Patent Counsel; U.S. Philips Corporation; 580 White Plains Road; Tarrytown, NY 10591	DIRECT TELEPHONE CALLS TO: (name and telephone No.) (914) 333-9605
--	--

Dated: August 9, 2000		INVENTOR'S SIGNATURE: 	
Full Name of Inventor	Last Name van Zon	First Name Cornelis	Middle Name
Residence & Citizenship	City Peeckskill	State or Foreign Country New York	Country of Citizenship Netherlands
Post Office Address	Street 30 Villa Drive	City Peeckskill	State or Country New York
			Zip Code 10566

Dated:		INVENTOR'S SIGNATURE:	
Full Name of Inventor	Last Name	First Name	Middle Name
Residence & Citizenship	City	State or Foreign Country	Country of Citizenship
Post Office Address	Street	City	State or Country
			Zip Code

Dated:		INVENTOR'S SIGNATURE:	
Full Name of Inventor	Last Name	First Name	Middle Name
Residence & Citizenship	City	State or Foreign Country	Country of Citizenship
Post Office Address	Street	City	State or Country
			Zip Code

Dated:		INVENTOR'S SIGNATURE:	
Full Name of Inventor	Last Name	First Name	Middle Name
Residence & Citizenship	City	State or Foreign Country	Country of Citizenship
Post Office Address	Street	City	State or Country
			Zip Code

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of
CORNELIS VAN ZON

Atty. Docket
US 000219

Filed: CONCURRENTLY

SYSTEM AND METHOD FOR DYNAMIC ADAPTIVE DECODING OF SCALABLE VIDEO
TO BALANCE CPU LOAD

Commissioner for Patents, Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

RUSSELL GROSS

(Registration No. 40,007)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,



Algy Tamoshunas, Reg. 27,677
Attorney of Record

Dated at Tarrytown, New York
on August 28, 2000.